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Reliable Eye-Diagram Analysis of Data
Links via Device Macromodels
Igor S. Stievano, Member, IEEE, Ivan A. Maio, Member, IEEE, Flavio G. Canavero, Senior Member, IEEE, and
Claudio Siviero
Abstract—This paper addresses the impact of device macro-
models on the accuracy of signal integrity and performance
predictions for critical digital interconnecting systems. It exploits
nonlinear parametric models for both single-ended and differen-
tial devices, including the effects of power supply fluctuations and
receiver bit detection. The analysis demonstrates that the use of
well-designed macromodels dramatically speeds up the simulation
as well it preserves timing accuracy even for long bit sequences.
Index Terms—Circuit modeling, digital integrated circuits,
electromagnetic compatibility, macromodeling, signal integrity,
system identification.
I. INTRODUCTION
DATA transmission in modern information and commu-nications technology (ICT) devices requires higher and
higher bit rates, and the analog nature of transmitting digital
data on interconnects becomes increasingly important. This
trend involves interconnects and links at any scale, from chip
to system level, and reproduces also at smaller scales the
transmission problems that are typical of traditional data links.
Thus, the designers need to worry more and more of the analog
signals reaching the receiver input and the corresponding eye
diagrams, from which information on the data link reliability
and bit error rate can be extrapolated.
In the design phase, the prediction of received signals and the
generation of eye diagrams is currently done by means of analog
simulation. In order to highlight those critical effects like jitter,
intersymbol interference, crosstalk, etc., simulations must be
able to handle very long bit streams on transmission structures
that are realistically modeled. This requirement inevitably calls
for a simulation power that might exceed the capacity of avail-
able computers. Efficient models are, therefore, imperative, and
a combination of driver and receiver macromodels with a clever
solution method of long interconnects, and a reduced-order rep-
resentation of connectors and junctions has been demonstrated
to potentially enable the simulation of data link operation during
the transmission of long bit sequences [1]. Of course, questions
may arise about the accuracy of data link performances assessed
by using device macromodels, that are approximations of re-
ality. In particular, the accumulation of errors during the simula-
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tion of a very long bit-stream transmission might raise concerns
about the validity of simulation results.
This paper is aimed at the discussion of the impact of de-
vice macromodels on the accuracy of signal integrity and per-
formance predictions for critical data link of ICT devices and
extends the preliminary study published in [2]. Fig. 1 shows
the structures of typical single-ended and differential data links,
that are composed of drivers (left side) and receivers (right side)
communicating via an interconnect, and energized by a common
power supply network. For these structures, the performance as-
sessment requires the simulation of signals , , and
for checking timing and distortion effects, as well as of
the eye diagram at the receiver level, essential for the prediction
of the bit error rate of the link.
Both schemes of Fig. 1 define also , that is the analog
output of the first receiver stage, where the input port receiver
signal is compared with a threshold value. This signal is
presently not considered by the designers, since it is not readily
accessible in analog input-port models of the receivers. How-
ever, has two great advantages, i.e., it includes the threshold
detection carried out by the receiver, and it carries additional in-
formation on the effects of the power supply noise and of elec-
tromagnetic interferences as they reach the logic core of the re-
ceivers. Later in this paper, we discuss the value of including
in the receiver model and of using it for the performance esti-
mation of an entire data link.
This paper is organized as follows. Section II briefly reviews
the basic macromodels for single-ended and differential drivers
and receivers and discusses the extension of the basic receiver
models and the inclusion of the power supply fluctuations in dif-
ferential driver macromodels. Section III discusses the impact of
device macromodels for realistic application test cases. Finally,
Section IV summarizes the results obtained.
II. DEVICE MACROMODELS
A common approach to the modeling of devices is via simpli-
fied equivalent circuit representations, in which the information
on the internal structure of the device is used to devise a sim-
plified equivalent circuit. The equivalent circuit is composed
of various blocks, accounting for a specific static or dynamic
effect. A well-known example is provided by the input/output
buffer information specification (IBIS) [3], that has been estab-
lished as a standard for the description of the ports of a digital
integrated circuit (IC), leading to a large availability of device
descriptions and commercial tools handling models based on
IBIS. When properly designed and estimated, IBIS models for
regular devices have been proven to be accurate enough for the
1521-3323/$20.00 © 2006 IEEE
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Fig. 1. Structure of a generic high-speed data communication link with the relevant blocks and electrical variables of interest. (a) Single-ended link. (b) Differential
link.
simulation problems at hand. However, the growing complexity
of recent devices, their enhanced features, and the possible in-
clusion of specific control circuitry, demand for greater refine-
ments of the basic equivalent circuits, and call for the present
version of IBIS to include external models. Such an extension,
known as the IBIS multilingual extension, allows for the inclu-
sion of models in different possible languages like SPICE or
VHDL-AMS.
Within the extended IBIS framework, this paper proposes a
possible modeling approach based on mathematical relations
and circuit theory, with the aim of reproducing the electrical
behavior of device ports, without use of physical details of the
device structure or any circuit extraction. The advantage of this
approach relies in the flexibility of the equations descriptions
with respect to the circuit representation. In fact, the parasitic
effects and some of the exotic effects inherent to the nonlin-
earity of devices are clearly more difficult to capture if we have
at our disposal only capacitors, inductors, and resistors (even if
nonlinear), while equations allow us to better fit the complex be-
havior of components. Besides, the proposed macromodels can
be easily implemented in any simulation tool.
This section shortly reviews the basic macromodels of CMOS
drivers and receivers. For drivers, we use the state-of-the-art
approach already detailed in [5] and [6]; a brief sum-
mary of the methodology is postponed at the end of this section.
For receivers, we propose in Section II-A a three-port extension
of conventional models, as anticipated in [6] and [8].
A. Receivers
The right side of Fig. 1 shows the basic structure of receiver
circuits with their relevant electrical variables. For the sake of
simplicity, the following discussion addresses first single-ended
devices, then specific comments are presented for the case of
differential devices.
Today’s receiver macromodels usually consist of a single
port, relating and variables, whereas a complete behav-
ioral model of a receiver must relate the electrical variables
of all ports, i.e., input, supply, and output ports of the device
[7]. However, the knowledge of the activity performed by a
receiver allows us to make simplifications of the functional
relationships of the device. In fact, the strong nonlinear nature
of the ( , ) static characteristic, the possible enhanced
detection mechanisms of the receiver input stages, and the fact
that the activity of the logic core weakly reacts on the input
port, suggest to represent the receiver as a nonlinear dynamic
load acting at the input port and a controlled source delivering
the detected “digital” signal at the output port. In addition, both
input and output ports are affected and do influence the power
supply port. The following equation set summarizes the above
facts, in a more formal language, making use of the variables
defined in Fig. 1:
( )
( )
( )
(1)
A separate discussion with more details of the three equations
above follows.
The receiver analog port relationship (1a) is conveniently ex-
pressed as a sum of a static and a dynamic part, as follows:
(2)
where is the two-dimensional static characteristic of the
input port of the receiver, and is a general nonlinear dynamic
model. The splitting of static and dynamic contributions is
justified in the Appendix.
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In (2), the static part is approximated via a linear interpo-
lation of the device port static characteristics computed for two
different values of the power supply, as follows:
(3)
where and are the static characteris-
tics of the receiver current computed while the power supply
terminals of the device are connected to a and to a
battery, respectively. The two values of the power supply are
set to 100% and 90% of the nominal value of the power supply.
This choice leads to a static approximation (3), accurately repro-
ducing the complete static surface for realistic values of power
supply observed during normal operation of devices.
For the dynamic part , (15) of the Appendix provides a gen-
eral input–output discrete-time relation. Our recent studies [5]
have shown that sigmoidal expansions can be effectively used
for the parameterized nonlinear mapping in (15), i.e.,
(4)
where is a linear parameter, and and are the nonlinear
parameters defining the position and dilation, respectively, of
the th sigmoidal function. For the particular cases of devices
showing a dynamic behavior dominated by linear effects, the
general relation (15) reduces to an autoregressive equation (cfr.
[13])
(5)
where are the model parameters. It is worth noting that sim-
pler linear parametric models can hardly reproduce the non-
linear dynamic behavior within the region where the effects of
receiver clamps are dominant.
A detailed discussion on the procedure for the generation
of estimation signals and on the parameter estimation is out
of the scope of this paper and readers should refer to [4]–[6],
[8], where a similar procedure is discussed in details and ap-
plied to the modeling of IC drivers and receivers. Additional
information and a demo tool for the modeling of nonlinear cir-
cuit elements are freely available from the Authors’ web site
http://www.emc.polito.it/.
For the modeling of differential receivers, the above proce-
dure is extended, in the sense that two different relations must
be used in place of (2) for the two port currents, as follows:
(6)
The receiver “digital” port relationship (1b) is conveniently
expressed as a controlled voltage source, since the logic core
Fig. 2. Ideal setup for recording the basic up state transition of v^ (t) (the
dashed-black curve in figure) that is triggered by a suitable voltage crossing
of receiver input voltage v (t).
behaves as a fixed load for the receiver output port. The advo-
cated expression is
(7)
where models the transmission between the receiver input
and output ports, and the second term (in parenthesis) repre-
sents a linear correction due to the supply effects. This model is
adopted to both single-ended and differential devices, to which
the following considerations apply indistinctly. The basic ele-
ment of expression (7) is , that is obtained by juxtaposing in
time the elementary up and down state transitions of voltage
, consequent to up (or down) state transitions of the receiver
input voltage . As an example, Fig. 2 schematically shows the
ideal setup for the generation of the basic up state transition of
voltage , for constant supply voltage. The state transitions of
are triggered when crosses a suitable threshold value
(or more than one for a receiver with hysteresis) and the shape
of the edges is independent of the shape of , due to
the internal structure of the receiver. It is worth noting that each
elementary transition includes the delay between the and the
state transitions. If necessary, the dependency of the delay on
external parameters like the temperature or the slope in the
threshold region, can be readily included. The linear correction
factor of expression (7) is adopted on the assumption (confirmed
by our experience of several devices) that is roughly pro-
portional to the power supply voltage .
A final comment on possible alternatives to model (7) is in
order here. A simplified model consisting of a cascade of a static
mapping and a linear dynamic system, as one might suggest at
first sight, is inadequate, since it may generate misalignments
of the juxtaposition of up and down transitions; thus, in turn,
violating causality. On the other hand, more complex neural-
network type of models trying to capture the entire detection
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process of the receiver, are heavy in terms of simulation time,
without significantly improving the accuracy of the advocated
model (7), which already provides good results, as demonstrated
in Section III.
The receiver power supply port relationship (1c) is conve-
niently expressed as a sum of a static ( , in the following) and
a dynamic part, as suggested for the analog input port. For
single-ended devices, (1c) takes the form
(8)
while the relation for differential receivers is
(9)
All considerations expressed above for the case of the analog
input port apply in this case as well, and are omitted for brevity.
B. Drivers
The driver macromodels employed for the simulations of the
following section refer to a modeling procedure that is already
well established and discussed in several publications. Only a
short overview is provided here.
In essence, behavioral macromodeling of both single-ended
and differential drivers amounts to devising a mathematical rela-
tionship between the analog port voltage and current variables,
controlled by a bit stream. The experience of the IBIS standard
and of our subsequent handling of real devices indicates that
a two-piece model representation, driven by an externally-sup-
plied bit stream, is the best way to create a driver macromodel.
For the single-ended driver of Fig. 1(a), this translates into
the following relationship
(10)
where and are dynamic submodels accounting for the
port behavior at fixed logic high or low state, respectively, and
and are weighting coefficients playing the role of the
input signal and accounting for logic state transitions. A detailed
discussion of possible representations for (10) can be found in
[9], and a model extension, that includes the variation of power
supply terminals (as used in this paper), as well as the inclusion
of temperature parameter and the tri-state operation is discussed
in [5]. Once the parameters defining (10) are estimated by means
of the procedure outlined in the Appendix and discussed in [5]
and [8], the above equation must be interpreted or synthesized
in order to be included in standard circuit simulation environ-
ments. Such a synthesis enables standard analog mixed-signal
simulators or circuit simulators, like SPICE, to solve signal in-
tegrity (SI) and electromagnetic compatibility (EMC) problems
involving the real behavior of IC ports. The synthesis is car-
ried out by converting (10) into a continuous-time state space
realization, that can be directly described in metalanguages like
VHDL-AMS or effectively implemented in any circuit simu-
lation environment by its equivalent circuit representation. For
the latter case, the output port current can be implemented
by a simple current controlled source, whose submodels and
are represented by equivalent circuits consisting of standard
circuit elements and controlled sources, and the weighting co-
efficients and as time varying ideal voltage sources. For
more information, readers should refer to [8], where the above
process is described in details, and an example SPICE script is
also provided.
In a similar way, for the differential driver of Fig. 1(b), (10)
translates into the following coupled relationship:
(11)
A detailed discussion of the above macromodel representation
can be found in [6].
III. DISCUSSION OF TEST CASES
In order to study the influence of device macromodels on data
links performance assessment, we simulate the operation of the
typical data links shown in Fig. 1 by using different combina-
tions of driver and receiver models. The power supply networks
are considered either ideal or modeled by a lumped equivalent
(see next section), and no transitions or junctions are included
in the transmission path, for the sake of simplicity. For all tests,
transistor-level models of devices are used as reference, and spe-
cialized macromodels for drivers and receivers are derived from
the responses of such transistor-level models, and are imple-
mented as SPICE-like subcircuits. All the simulations are car-
ried out by means of PowerSPICE (the IBM circuit solver tool,
described in [18]) for the single-ended data link and HSPICE
for the differential link. Two test cases are also considered, in-
cluding or not the effects of the power supply network.
A. Single-Ended Data Link
In this case, the same high-speed IBM CMOS transceiver
1.8 V is employed as a driver and a receiver in the
scheme of Fig. 1(a). The driver and receiver macromodels
are the ones illustrated in Section II. Additional details of the
transceiver utilized in this study and on the generation of its
macromodels can be found in [2] and [8]. The interconnect
between driver and receiver is an 8-cm-long multichip module
(MCM) trace, that is modeled as a lossy dispersive transmission
line (phase velocity 1.1765 10 m/s, lossless characteristic
impedance 55.3 , dc resistance 24.4 m, skin effect coeffi-
cient 11.7 10 s m, dielectric loss factor 2.5 10 ).
The data pattern used for this study is a 2048-bit-long sequence
with 1-ns bit time and jitter error uniformly distributed in the
range [ 50, 50] ps.
The following simulation strategy has been adopted. A set
of reference waveforms is computed by using transistor-level
models for both the driver and the receiver. Then, two sets of
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Fig. 3. Voltage waveform v (t) for the test case #1. Solid thin line: reference;
solid thick line: macromodels (M1 set); dashed thick line: macromodels (M2
set).
approximate waveforms are generated by using 1) a fully non-
linear macromodel for the driver, and a simplified linear para-
metric model for the dynamic term of the receiver (this set is la-
beled with M1) and 2) a fully nonlinear macromodels for both
devices (labeled with M2). The goal is to provide comparisons
between the reference and approximate waveforms, and to gen-
erate their corresponding eye diagrams, in order to estimate the
impact of possible errors introduced by macromodels.
Test Case 1: As a first test case, we consider a simplified data
link with an ideal power supply network modeled by a simple
battery and a perfectly conducting reference plane, in order
to exclude all possible power supply disturbances.
Fig. 3 shows the reference and approximate waveforms of
the and voltages, for a duration of 14 ns, picked at
random along the simulation of the entire bit pattern. A very
good correlation among the different curves, especially during
the transitions, indicates that the macromodels are capable of
providing accurate timing information. In fact, the timing error
on and , computed as the maximum delay between the ref-
erence and the approximate waveforms at 0.9-V level, turns out
to be always less than 1% of the bit time over the entire bit se-
quence for both set of approximate waveforms. The sole devia-
tion of the M1 curve from the reference is in the overshoots and
undershoots regions, where the shape is mainly decided by
the receiver clamps, and the corresponding macromodels imple-
menting a simple linear dynamic part demonstrate (as expected)
their inadequacy in the clamp regions. In spite of this, for both
sets of macromodels, the accuracy of predicted voltage is
very good since the receiver detection mechanism hardly suf-
fers from fluctuation of voltage in the region of the power
supply rails.
In order to quantify the maximum errors in the predicted
waveforms, the complete eye diagrams derived from both the
reference and predicted waveforms of and of are
compared. Such a comparison is done by computing the eye
Fig. 4. Eye diagram arising from the reference waveform v (t) of test case #1
and the definition of the eye opening parameters V and T .
Fig. 5. Eye opening parameter values (defined in Fig. 4) for the eye diagrams
of waveforms v computed in test case #1. Solid thin line: reference; solid thick
line: macromodels (M1 set); dashed thick line: macromodels (M2 set).
Fig. 6. Eye opening parameter values (defined in Fig. 4) for the eye diagrams
of waveforms v computed in test case #1. Solid thin line: reference; solid thick
line: macromodels (M1 set); dashed thick line: macromodels (M2 set).
apertures and defined as in Fig. 4. Plots of versus
are shown in Figs. 5 and 6, where, for every value of ,
the difference of the corresponding ’s quantifies the error
in the eye opening caused by the use of approximate wave-
forms. The above comparison highlights that the openings of
eye diagrams obtained from simulations with macromodels are
within 2% of openings from reference simulations for the entire
2048-bit-long sequence.
Test Case 2: The aim of this second test case is to examine
the switching noise effects. For this purpose, the power supply
network and the reference plane are modeled by realistic lumped
equivalent circuits.
Fig. 7 shows the reference and approximate waveforms for
, , and . As for the first test case, the accuracy
of the approximate models is confirmed, and the timing error
on turns out to be less than 3% of the bit time over the entire
bit sequence for both the M1 and M2 waveforms. The accuracy
of the receiver macromodel in reproducing the power supply
effects on can be clearly appreciated.
Figs. 8 and 9 show the reference and approximate versus
curves, computed from the eye diagrams of and
(not shown), thus confirming, for a realistic test case, errors
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Fig. 7. Voltage waveforms v (t), v (t), and v (t) for the test case #2. Solid
thin line: reference; solid thick line: macromodels (M1 set); dashed thick line:
macromodels (M2 set).
Fig. 8. Eye opening parameter values (defined in Fig. 4) for the eye diagrams
of waveforms v computed in test case #2. Solid thin line: reference; solid thick
line: macromodels (M1 set); dashed thick line: macromodels (M2 set).
Fig. 9. Eye opening parameter values (defined in Fig. 4) for the eye diagrams
of waveforms v computed in test case #2. Solid thin line: reference; solid thick
line: macromodels (M1 set); dashed thick line: macromodels (M2 set).
less than 4% in the eye opening diagrams caused by the use of
macromodels.
Finally, Table I shows a comparison of the CPU time required
by the PowerSPICE simulation of the reference 2048-bit-long
transmission of test case #2 and the corresponding time of the
simulation using macromodels; the speed-up factor is on the
order of 34 for the set M1 and 22 for the set M2.
TABLE I
EFFICIENCY COMPARISON [PowerSPICE SIMULATION OF A 2048-bit
PATTERN APPLIED TO THE STRUCTURE OF FIG. 1(a)]
Fig. 10. Differential voltage waveform v (t)   v (t) for the test case #3.
Solid thin line: reference; dashed thick line: macromodels.
B. Differential Data Link
In this case, the Fairchild FIN1019 V LVDS
High Speed Differential Transceiver is used in place of the driver
and the receiver in the scheme of Fig. 1(b). The HSPICE en-
crypted transistor-level model of this transceiver is available
from the website www.fairchildsemi.com. Additional details of
the transceiver utilized in this study and on the generation of
its macromodels can be found in [6]. The interconnect between
driver and receiver is a lossless transmission line (odd mode
impedance 50 , even mode impedance 90 , line
length 0.15 m) loaded by a 100- differential resistor. The data
pattern used for this study is a 2048-bit-long sequence with 2-ns
bit time and jitter error uniformly distributed in the range [ 100,
100] ps. As in the previous section, a set of reference waveforms
is computed by using transistor-level models for both the driver
and the receiver; then, the approximate waveforms are gener-
ated by using the differential driver and receiver macromodel
discussed in Section II. Again, the goal is to provide compar-
isons between the reference and approximate waveforms, and to
generate their corresponding eye diagrams, in order to estimate
the impact of possible errors introduced by differential macro-
models.
Test Case 3: This test case is defined by the data link de-
scribed above with an ideal power supply network modeled by
a battery and a perfectly conducting reference plane, in
order to exclude all possible power supply disturbances.
Fig. 10 shows the reference and approximate waveforms of
the differential voltage and of the detected signal
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Fig. 11. Eye diagram arising from the reference waveform v (t) v (t) of
test case #3.
Fig. 12. Eye opening parameter values (defined in Fig. 4) for the eye diagrams
of waveforms v   v (t) computed in test case #3 (see Fig. 11). Solid thin
line: reference; dashed thick line: macromodels.
Fig. 13. Eye opening parameter values (like those defined in Fig. 4) for the
eye diagrams of waveforms v computed in test case #3 (see Fig. 11). Solid thin
line: reference; dashed thick line: macromodels.
, for a duration of 35 ns, picked at random along the simu-
lation of the entire bit pattern. A very good agreement between
the reference and macromodel responses is achieved for the dif-
ferential case as well. As in the test cases of the single-ended
link, Fig. 11 shows the eye diagram computed from the differ-
ential voltage waveform , and Figs. 12 and 13
compare the eye opening curves for the differential signal and
for the detected signal , thus confirming timing errors less
than 1% of the bit time.
IV. CONCLUSION
This paper deals with the impact of device macromodels
on eye prediction and data links performance assessment in
high-speed interconnection systems. An effective macromodel
of drivers and an extended receiver macromodel including the
power supply pin and the threshold decision of received signals
are adopted for both single-ended and differential devices.
Two realistic data links are considered, and the analysis
demonstrates that the use of well-designed macromodels dra-
matically speeds up the simulation. Also, a thorough analysis
of simulated eye diagrams shows that macromodels are accu-
rate enough for the simulation problem at hand and guarantee
timing accuracy even for long bit sequences.
APPENDIX
This Appendix justifies the splitting of a device port equation
like (2) into the sum of a static and a dynamic contribution, and
the representation of the latter in terms of a nonlinear parametric
equation.
In general, a constitutive relation of a nonlinear dynamic
system can be described by an arbitrary state-space represen-
tation involving external measurable variables and internal
nonmeasurable state variables, as follows:
(12)
where is the output variable, is the vector of internal state
variables, is the vector of input variables, and and are
multivariate nonlinear mappings. If we designate by the
above nonlinear mapping in static conditions, (12) can be recast
in the following form:
(13)
where the output equation turns out to be interpreted as the sum
of a static and a dynamic part, i.e.,
(14)
where is a new mapping such that
for constant .
In addition, owing to a result published in [11], for almost any
nonlinear dynamic system, the external system behavior defined
by the dynamic term in (14) can be effectively approximated
by parametric input–output discrete-time models involving the
present and past samples of input and output variables. Thus,
the general parametric relation for the dynamic part in
(14) writes
(15)
where is discrete-time and is a parametrized non-
linear mapping. It is worth noting that, for the case of the
input port of a single-ended receiver, for which ,
, and is the actual static characteristic
of the receiver input port, (14) corresponds to (2), and (15)
represents the model relationship for the dynamic part. A
complete review of possible input–output discrete-time models
as well as of the methods for estimating their parameters can
be found in [12] and [13]. The estimation of model parameters
can be obtained by fitting the model responses to so-called
estimation signals, that are the responses of the device to be
modeled to specific excitations (voltage waveforms) applied to
the device output terminals. Sampled estimation signals (e.g.,
, being the sampling period) are used, and
the algorithms and tools for this fitting are borrowed from the
System Identification literature (e.g., see [14] for the estimation
of linear dynamic models and [15]–[17] for the estimation of
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nonlinear dynamic models). It is worth noting that the major
difficulty of the above process is that, due to the nonlinear
nature of the problem, there are no general rules for the choice
of the estimation waveform and of the modeling setup (e.g.,
number of samples, sampling time, estimation algorithm, model
representation, etc.). Usually these choices are carried out via
empirical guidelines [13] and the model estimation is rather
easy. However, a systematic study of the effects of the modeling
setup can help to improve the model quality and can facilitate
the model generation for those devices that exhibit nonlinear
or dynamic behaviors difficult to reproduce. The effects of the
modeling setup on the final model have been recently addressed
in [10].
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